Design and Measurement of Synchronizers
نویسنده
چکیده
xvi
منابع مشابه
Data-aided Symbol Time and Carrier Phase Tracking for Pre-coded Cpm Signals
A data-aided approach to symbol time and carrier phase synchronization applicable to general continuous phase modulation (CPM) signals with modulation index 0.5 is described. Simulated BER performance of two receivers equipped with these synchronizers is presented for a GMSK BT=1/5 signal received in noise with constant and dynamic synchronization errors. Results demonstrate that these synchron...
متن کاملTest-Quality Comparison between Full- Scan, Partial-Scan and On-Line Techniques for a Periodic Synchronizer
-Because of shrinking minimum feature sizes, IC clock frequencies are increasing. It is no longer possible, nor desired, to distribute a single clock over the entire IC. Multipleclock domains design will no longer be an isolated design style. This new trend in the industry, referred to as future standard by some companies, poses many test problems due to special modules utilized at the interfac...
متن کاملFormal Verification of Synchronizers in GALS SoC
GALS SoCs require synchronization of control and data transfers between different clock domains. Typical synchronization methods and circuits are error-prone [1]. Neither circuit nor logic simulations can assure the correctness of synchronizers, as they are not designed to handle multiple clocks operating at arbitrary relative frequency and phase. It seems that only correctness-by-construction ...
متن کاملDesign Space of Heterogeneous Synchronization
This tutorial explores the design space of heterogeneous synchronization, which is concerned with establishing consistency among artifacts that conform to different schemas or are expressed in different languages. Our main application scenario is synchronization of software artifacts, such as code, models, and configuration files. We classify heterogeneous synchronizers according to the cardina...
متن کامل1 Zero latency synchronizers using four and two phase protocols
Synchronizers typically incur long latency of multiple clock cycles, resulting in low throughput. This work presents a number of novel fast synchronizers, based on four and two-phase protocols: a four and two-phase two-flop synchronizer which reduces the data cycle from 6-12 down to 2-4 clock cycles, and a fourand two-phase LDL synchronizer which strives for maximum throughput and "zerolatency,...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008